Abstract-The signal processing requirements of military avionics systems are constantly increasing to meet the threats of the next century. This is especially true as the digital interface moves closer to the sensodantenna and the Analog-to-Digital Converter (ADC) performance requirements become a major conmbutor to spacebome data and signahensor processors and mission management specifications. The benefits of moving the digital interface closer to the sensor/antenna in avionics systems can be classified in four different categories: affordability. reliability and maintainability, physical, and performance. This reduction in RF downconversion stages as the digital interface migrates toward the sensor can result in some difficult ADC requirements that can not currently be met by commercial technologies.
It is the intention of this presentation to expose the aerospace community to these emerging requirements for radar, communication and navigation (CNI), and electronic warfare missions.
In addition to these requirements, we are presenting some examples of current state-of-the-art ADCs, their technology limitations, and briefly discuss potential applications in avionics systems. We have also included in this presentation a brief discussion on the fundamental and physical limitations that impair the progress of current and future ADC technologies. This presentation will conclude with a technology forecast, and an estimate on ADC availability for future avionics systems. 
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Analog-to-Digital (ND) and Digital-to-Analog (D/A)
conversions lie at the heart of most modem signal processing systems for military applications in which digital circuitry performs the bulk of the complex signal and data manipulation.
These complex circuits are designed to link the domain of discrete numbers to the world of physical quantities, which are known to have Complementary Metal-Oxide Semiconductor (CMOS) integrated circuits (ICs) becomc increasingly sophisticated and inexpensive, more processing functions are performed in the digital domain. Therefore, fwcr operations benefit from analog circuitry in which performance tends to drift with time and temperature causing th-digital interface to migrate toward the sensodantenna. finite precision and limited o,L.;ervability.
As
This migration toward the sensor/mtenna in military avionics systems has some importaint 2,amifications for the role of analog circuitry: As shown in figure 1, only radio frequency (RF) down-conversion c rcuitry (e.g.. antialiasing filters) will remain as important niche where analog implementations exhibit clear advantage over the digital approaches. However, the reduction in RF downconversion stages as the digital interface migrates toward the sensor can result in some difficult ADC requirements that can not currently be me't by commercial technologies. Second, A/D and D/A converters will continue to play a critical role in advanced electronic 
BENEFITS
Reduction in Acquisition and Life-cycle costs Less Component Count Higher Maintanability
Reduction in Weight, Volume, Power and Cooling Requirements Improvemer,t in Spectral Purity, Waveform Flexibility, and Channel Multiplicity systems operating in the Radio Frequency (RF) and Intermediate Frequency (IF) regimes limiting the overall system performance. Third and finally, the benefits of moving the digital interface closer to the sensodantenna in avionics systems are classified in four different categories as shown in table 1. It is the intention of this presentation to expose the aerospace community to the emerging requirements for radar, communicatiodnavigation, and electronic warfare missions, and its implications to device technology and ADC architecture. Then, examples of Analog-to-Digital Converter architectures in use today are discussed, followed by some relevant examples of the state-of-the-art in ADC technology and its application to avionics systems. Section 4 is dedicated to describing fundamental and physical limitations to the performance of conversion systems. Finally we will conclude by presenting future military avionics requirements and forecasting the performance of emerging ADC demonstrations.
ANALOG-TO-DIGITAL CONVERTER
ARCHITECTURES
Over more than four decades, many A D and D/A conversion schemes have been investigated resulting in a great variety of converters with different accuracy and resolution and in many cases closely matched to particular applications.
Demonstrations range from discrete components, (monolithic integration of semiconductor or superconductor device technologies), to hybrid combinations in which components are integrated in Multi-chip Assemblies (MCMs).
For commercial applications. the driver has always been healthy competition between performance and cost down, while for military applications performance is always the driver for the demonstration of new components.
According to Gordon [l], an ideal Analog-to-Digital Converter is defined as a device that accepts at its input terminal a voltage potential and which yields at its output a set of electronic signals representing a numerical code whose magnitude is in proportion to an internal and /or external reference signal, and the input voltage potential. Ideally, the input components are isolated with respect to the output signal, the transition from one output state to another will occur with an infinitesimal change in the input signal, and with the change in output state occurring instantaneously upon command. Finally, the transfer characteristics of an ideal A/D converter would be invariant to changes in time, temperature, and power supply noise.
As the reader must realize, in real life none of these conditions prevail. ADCs are very sensitive to noise, and tend to drift with time and temperature. In addition, the time that it takes to convert an analog signal to its equivalent digital code (latency) is directly dependent on the chosen architecture.
Almost every ADC can be classified under two categories: conventional (Nyquist-like) or oversampling.
The conventional converter is often more difficult to implement in a monolithic fashion than its oversampling counterpart due to its complexity and the number of analog components, filters, and conversion circuits which can be very sensitive to noise and interference. Oversampling converters, on another hand, have become popular in recent years because they tend to avoid many of the difficulties encountered with Effect Transistor (CMOS) technology currently dominates 90% of the market of semiconductor integrated circuits due to its ability to integrate a large number of low power devices at a very low cost. achieve high resolution. However, fast and complex digital filters' are required at the A-Z output loop. In A-Z converters, the analog signal is converted to a simple code, usually singla bit words, at a frequency much higher than the Nyquist rate. Therefore, resolution in time can be traded for resolution in amplitude in such a way that variation in'analog components can be tolerated. In the A--Z: modulator, the input signal is fed to the quantizer via an integrator, and the quantized output feeds back to substract from the input signal. This feedback forces the average value of the quantized signal to track the average input.
Any persistent difference between them accumulates in the integrator and eventually corrects itself. Because the number of bits at the output of the modulator circuit is small (usually a single binary bit), the accuracy requirements on the A 4 ADCs are considerably reduced and traded-off for circuit speed. Furthermore, the high degree of oversampling speed of the input signal eliminates the need for complicated analog filters at the front-end of the ADC.
----.
-.
-. The A/D conversion process is not complete without the output signal to the modulator being digitally converted to the desired sampling rate and resolution through the smoothing and resampling process called decimation, which is usually implemented in a low-power technology. In many military applications where the sampling rate has to be high enough to achieve a wide bandwidth and resolution, the decimation or filtering process needs to be preceded by a demultiplexing stage in order to downconvert the data rate of the A-C modulator. A more detailed analysis of A-1 conversion techniques is presented in the reference by Norsworthy [5] .
As a final note, multibit A-Z ADC approaches offer an alternate solution between the 1-bit A-Z and classical ' In certain cases, a power-penalty is paid at the digital filter making this converter architecture impractical for many military platforms.
Nyquist ADC architectures [5] . While continuous-time multibit A 4 ADCs offer most of the same advantages cited above for I-bit A-Xs, at lower clock frequencies, they do require a highly linear feedback DAC for their implementation. Even though direct fabrication of DACs having the required absolute linearity is difficult to realize in monolithic IC processes, the oversampling involved in a A-2 modulator affords the use of certain "tricks" to improve the effective DAC linearity. Some Of the% "tricks" are described by Norsworthy sampling is to take place, a unique resonator design for the loop filter function is required. Therefore, the ADC becomes unique to a certain frequency allocation and more likely to the platform that it was designed for. Now that we have briefly discussed some of the most common ADC architectures used in military systems, it is appropriate to present the reader with some of the state-ofthe-art in ADC technology.
THE STATE-OF-THE-ART IN HIGH PERFORMANCE XDC TECHNOLOGY
As we mentioned before, military requirements for resolution and bandwiuth c f ADCs substantially exceed the capabilities of currently available commercial devices. The performance limitation; of current ADC technology are often illustrated with a chart plotting the resolution of converter parts (prototype: or commercial-of-the-shelf
The F, and F , , of the device technology will provide the designer with an idea on how fast the input signal can be sampled. As an underwritten rule, the device Ft has to be at least 20 times higher than the oversampling ratio (sampling speed divided by two times the signal bandwidth). This translates into device technologies with F,s well over 200 GHz in order to achieve bandwidths of at least 60 MHz.
products) versus their sample rate (Fs) [ 141. In the case of the oversampling (delta-sigma) converters, the equivalent Nyquist sampling rate derived from the bandwidth is used. From this chart, it has been concluded that an improvement of I-bit every six years for a given sampling frequency is achieved. Therefore, it takes significant amount of 'resources in order to accelerate the development of both military and commercial components.
characteristics make InP HBT technology attractive for high performance ADCs. Reported device parameters include current gain of 25 5 
Flash Analog-to-Digital Converrers
As we mentioned in the previous section, flash converters normally utilize a significant number of comparators (2N-1) where N is the number of output bits. Therefore, circuit complexity increases exponentially with the number of bits while the reference voltages decrease. The consequences are: very large monolithic integrated circuits, high power dissipation, difficulty matching components, and reduction in analog input bandwidth due to large input capacitance. As a result, most flash converters avail~ble today feature less than 8-bits of resolution. For this demonstration, InP-based HBTs were selected over other device technologies due to their high electron mobility in the base region, high saturation drift velocity, high substrate thermal conductivity (0.68 Wkm-"C), and low surface recombination velocity. All these device TRW's monolithic 4-bit flash ADC consisted of 15 master-slave current mode logic comparators with differential preamps, encoding logic for a 4-bit binary output, and a fully segmented on-chip DAG. Signal-toNoise Ratio (SM) performance of 25 dB was obtained to sample frequencies up to 2.5 GHz and it was reported to be 700 MHz higher than similar flash1 ADCs fabricated in GaAs HBT technology. It is appropriate to mention that this flash converter was selected to demonstrate the capability of TRW's InP HBT technology at the time.
This converter is an important building block circuit for multistage AID conversion topologies.
In 1996, Baringer et. aL, reported the performance of another milestone in AID conversion technology, a 3-and 4-bit. 8 Gsps flash ADCs [7] . In this report, Nyquist operation up to 8 Gsps was achieved with potential for quantization between f f l up to fs at a sampling rate of 5
Gsps. These flash converters were also demonstrated using InP-based HBT technology.
The reported fabrication process featured the following performance specifications: p = 36, F, =75 GHz arid F , , =85 GHz.
A microphotograph of Hughes' 4-bit flash A X is shown in figure 4 .
This particular flash converter was implemented in a fully differential architecture for common mode noise rejection. This circuit contained approximately 1,580 transistors and a had a die area of 3.75 x 3.15 nun' . A fully differential architecture was also used for the implementation of the 3-bit quantizer. For the 3-bit demonstrations, 900 transistors were implemented occupying a die area of 2.2 x 2.7 mm2 .
Nyquist operation was demonstrated in the 3-bit quantizer at sample rates of 8 GHz with a SNR found to be 16.1 dB (approximately 2.4 effective number of bits, ENOB). To demonstrate the ability to convert signals at f/ Z to fs, the quantizer was tested with an input :signal at 4.973 GHz with similar results. Higher SNR values were achieved with these converters when the input signal frequency is significantly low compared to the sampling frequency. Just as the previous demonstration, these converters constitute an important milestones toward achieving direct X-band sampling. At 2 Gsps, this particular ADC demonstrated an effective resolution between 6.5 and 7.0 effective number of bits (ENOBs) ~ for analog inputs between DC and 1. 5 GHz and single tone spurious free dynamic range (SFDR) of 48 dB at Nyquist.
For the demonstration of this particular convzrter, Rockwell used their standard GaAs HBT procrss. This commercial process featured a minimum tran!.istor geometry' of 1.4 x 3.0 pm2. Typical device F, and F, , values of about 55 GHz were used for this design. Figure  5 shows the %bit, 3 Gsps ADC described by Nary e; al., in reference [8] and table 2 summarizes the design yoals for this particular converter.
In 1997, a IO-bit, I Gsps ADC was also demonstrated by Rockwell International, and implemented as a two stage pipelined feedforward converter with a 6-bit coarse quantizer and a 5-bit fine quantizer. Figure 6 shows the topology selected for the demonstration of this particular convener [15, 161. This particular architecture was selected to minimize the component count while maximizing throughput to attain the 1 Gsps operation. The redundant bit of resolution generated with this topology (6-bits e 5-bits = 1 1-bits) is used to correct for non-linearities in the coarse quantizer and offsets in the interstage circuitry. The minimum transistor geometry reported in reference [ 81 refers to the current process at the time of publication. Since then, the HBT fabrication procesp at Rockwell has been refined to accommodate smaller devices with higher performances. Because the front-end T/H would likely limit the dynamic performance of the A/D converter, significant resources were dedicated to optimize this particular sub-circuit in order to achieve linearity commensurate with 10-bit performance at 1 GHz. Performance data of this converter was not available at the time that this document was generated. These last two converters are currently being used for the demonstration of advanced radar and EW receiver concepts for several military applications. figure 7 , this converter has been implemented using two levels of analog sample-and-hold (S/H) circuits followed by two, 8-bit folding-amplifier, interpolate resistor (FAIR) quantizers connected in an interleaved (or "ping-pong") fashion. To achieve the required performance, the interleaved demultiplexer (DeMUX) sample-and-hold (S/H) circuit samples the analog signal at 3 GWz with a resolution equivalent to 8-bits. This circuit was realized using a single rank of dual master sample and hold circuits which alternately acquire the input signal in a "ping-pong" arrangement at a clock rate of 1.5 GHz. In this architecture, the two &bit FAIR quantizers, which convert the analog signal at a rate of 1.5 Gs'ps, are driven by the analog S/H post amplifiers. Channel synchronization (interleaving) is required to obtain the overall sampling rate of 3.0 Gsps. Table 3 summarizes some of the circuit specifications as reported in [ 91. for input frequencies up to 150 MHz. As shown in figure 8, this particular converter was implemented with a feedforward subranging (3-3-7) architecture with digital error correction. The coarse quantization or subranger (3+3 bits) was also implemented in TRW's advanced HBT process while the 7-bit fine quantizer was implemented using silicon bipolar technology. The output data from the coarse and fine quantizer are combined and corrected with a GaAs error correction ASIC.
The subranger was reported to contain 2,556 transistors and measured 6.95 x 4.2 nun2 while the error correction ASIC measured 6.95 x 3.8 mm and contained 2,646 transistors.
The total power dissipation in the 12-bit, 125 Msps convertei has been reported to be approximately 16 watts. This particular converter has many potential applications especially for radar and communication systems.
Stare-of-tk.e-Art in A-Z Converters
Even thobgh oversampling converters are becoming very popular 'or many military applications, only two demonstrxions were selected to represent the state-of-theart in A-Z conversion technology.
In recent years, several A-Z modulators fabricated in InP-based Heterojuction Bipolar Transistors have been reported in the literature [12, 13, 17, 181 . This technology has been selected as the method of choice for many highresolution A/D conversion schemes. Because integration levels in InP-based HBT technology is still limited to less than several thousand transistors per die, A-C implementations have been done in two stages: modulation and filtering. Developmental Examples
However, current implementations of ESM receivers are usually plagued by numerous problems some of which are related to cost, performance, physical dimensions, and other non desired characteristics. Today's ESM systems tend to be costly due to specialized components frequently produced in low volumes, and procured at premium cost. For many platforms, systems are too large, especially in cases in which size reduction has reached a limit. Similarly, many ESM systems were not designed for small tactical platform integration such as UAVs. With respect to performance, most analog components have nonideal characteristics that tend to drift with time and temperature. This requires frequent system calibration and alignment to maintain performance. Because analog systems have fixed hardware architectures, multiple bandwidths can be supported only by adding or deleting hardware causing limited programmable flexibility in deployed systems. In addition, in many cases parameter estimation has reached a performance limit (e.g., estimation is not SNR limited but bias limited). Finally, analog dalay line technology tends to be lossy, and usually requires calibration.
Therefore, analog storage for cueing and reprocessing has become a problem in today's ESM systems.
AS a result of these Iimitalions/problems, the trend is to push the digital interface as close to the antenndsensor as possible with emerging ADC capabilities. Some advantages of going to a digital receiver implementation are related to cost, physical properties, performance and maintanability. With respect to cost, systems can be made less costly by lowering the manufacturing, unit integration and maintenance costs. Reductions in system size, weight and ultimately power can be achieved by implementing more functions with advanced silicon technologies (deepsubmicron) allowing more functions on a single chip, and by adopting advanced MCM packaging techniques allowing whole system functions to be integrated in a small area.
In addition, digital systems provide programmable flexibility for multiple uses including scaling of system bandwidth with sample frequency tuning, programmable filters (bandwidths and shapes), and by implementing dynamically executable algorithms embedded in FPGAs and/or DSP. In addition, digital processing elements feature precise characteristics and tend to be immune to temperature changes, resulting in a reduction of calibration cycles in the field. Due to digital memory technology, signals can be stored digitally in lossless elements with no calibration required. In addtion, simultaneous signal processing can be handled by multiplexing the information stored in the digital memory.
Future ESM receiver systems will require advanced converters with a dynamic range exceeding 60 dB (> 10 bits) will be required over an input signal bandwidths greater than 3 GHz. This translates to converters with spurious free dynamic range (SFDR) >70 dB, and sampling rates 2 3 Gsps.
Radar
As component technology evolves, there is a push to do more and more with digital circuits [21] . This is driving the ADC cfoser to the antennakensor in both retrofit and future radar receivers. The advantages of going to digital receivers wxe addressed above in the EW sub-section and are equally applicable to radar receivers as well. The mission requirements which these future digital multimode radar systems address are given in Table 7 . (approximately one bit of resolution every six years) but improvement to exploit multi-channel space-time adaptive the slope remains about the same. 'The -15doctave slope processing (STAP) for interference cancellation. Key can be explained in terms of three fundamental performance goals for near, mid and far term are given limitations: aperture and clock jitter, thermal noise, and below in Table 8. comparator regeneration time.
Present
Near Term Far Term 60-80 dBC 100 dBc 120 dBc
In order to explain the slow progress as shown in Figure   10 , we have to consider the fundlamental and physical limitations to current ADC technology. where Kb is the Boltzman constant, T is the absolute temperature, R is the system impedance and Af is the converter bandwidth. In a true Nyquist converter, resolution is limited by the thermal noise generated in the signal source impedance (usually 50 R). Therefore,
(3)
where Nt8 is the number of effective bits, and Vrs is the full scale input voltage. In ADCs, the aperture jitter is a noise-induced uncertainty in the otherwise periodic sampling interval, and it places a fundamental limit on the achievable converter resolution. Assuming the sinusoidal input signal in figure 12 , of amplitude Vfs and frequency fin, the number of effective bits as a function of aperture jitter can be plotted as function of the converter sampling frequency and resolution. Figure 13 shows the aperture jitter limitations plotted as function of sampling frequency and effective number of bits for current Analog-to-Digital Converters. Note that many current demonstrations are already limited by the aperture uncertainty and it is likely that this trend will continue unless innovative ways to minimize the clock jitter variations are demonstrated.
Comparator Regeneration Time Limitations
The finite regeneration times of comparators can result in metastability errors (erroneous code) which contribute to noise power at the output of an ADC [24, 25, 261. The source of this limtation occurs when a comparator with an analog input makes a decision very close to its threshold. If the change in input voltage is small enough not to be detected and the time that the comparator spends in its regenerated state is only a few RC time constants', then the output of the comparator may not be large enough to be unambiguosly interpreted by the succeeding encoding logic. It is important to mention that metastability errors depend mainly on the ADC architecture and the output coding used (e.g. binary, gray, etc.) . Therefore, it is hard to predict its effect on the ADC performance charts. such as thermal noise, aperture jitter, and regeneration time affect the progress of a given ,ADC design, but also there are some physical limitations related to device and fabrication technologies that contribute to the slow progress over time [27] . As There are many other physical limitations that explain the -1 bit/octave slope shown in figure 10 . As to date, there is not an available IC technology adequate to achieve "the ideal" ADC performance. In general, ADC designs are characterized by numerous constraints such as, power, bandwidth, linearity, manufacturalbility, cosdyield and integration densities in which the circuits are to be fabricated. In addition, device parameter values and uniformities such as, current gain (p), Vh, early voltage, linearity, Ft, Fmm, broadband noise figure, l/f noise, dissipated power, and availability of complementary types determine the realization of reprioducible and reliable circuits.
No need to mention that the quality of interconnects and passive devices such as, resistors and capacitors available to the designer in the fabrication process, play a very important role in the realization of high performance circuits. These many constraints in ADC design are compensated by innovative architectures, and by carefully selecting the t. adeoffs with the higher payoffs for the desired performance specifications. Therefore, it is unlikely that a single improvement in device characteristics will be reflected automatically in the ADC performance charts (figures 8 and 10). It is an interplay of all these performance parameters that makes the slope of this curve to improve by one bit every six years.
Ultimately, the most serious limitaltions of any ADC are related to achieving the desired levels of linearity, as indicated by spur-free dynamic range (SFDR), intermodulation distortion (IMD) or total harmonic distortion (THD) specifications.
MILITARY UNIQUE VERSUS COTS EW
Today's military R&D investments are dedicated to enhance warfighter capabilities and prepare the armed forces for the 21" century threats. In order to enhance these military capabilities, we are required to develop and mature technologies related to the improvement of weapons, communications, and sensors generating and exploiting the information.
This can only be accomplished by improving component performance, and reliability while reducing logistic costs. However, there is a clear tradeoff between cost and capability. In many military systems, the use of commercial-off-the-shelf (COTS) and best business practices are used to reduce system cost only when performance can be met. In the case of Analog-to-Digital Converters, there is a considerable gap between military requirements and the current state-of-the-shelf technology. For example, figure  14 shows the performance, power consumption, and cost of commercial-off-the-shelf ADCs. When one compares future military requirements with the state-of-the-shelf of commercial technology (figure 14), it becomes obvious that for future CNI, radar, and EW missions, COTS CANNOT DO THE JOB!!! Therefore, continue investment in high performance components is required to provide system designers with the demanding ADC performance specification (e.g., dynamic range, bandwidth, power, and reliability, etc.) necessary in future military platforms. This includes investments in key technologies such as, specialized semiconductor materials and packaging technologies. It is possible that in many cases, the military R&D investment could drive and lead to commercial developments or to processes common to both markets. However, because the commercial market is driven by demand, manufacturability, and profit potential, it is becoming harder and harder for the military market to leverage from commercial ventures. Finally, table 9 summarizes future ADC requirements for military avionics platforms including development time estimates based on the current state-of-the-art technology. The development time estimates are calculated based on the data presented in figures 8 and 10 from which the 1-bit every six year progress was assessed. Table 9 . Estimated availability of future ADCs for 
CONCLUSIONS
In summary, Analog-to-Digital Converters are critical for the development of current ani future generations of military avionics systems. As we approach the next millennium, digital receivers will find more acceptance in many aging and future military plctforms such as, the F-22 UAVs, and JSF. However, th,: realization of digital receivers will only be possibie by developing and implementing innovative high performance analog-todigital converters with revolutionary device technologies and architectures. As the digital ciomain moves closer to the sensor/antenna, the increasing ADC requirements for military radar, CNI, and EW systems will be hard to meet with existing components including COTS. It is likely that the gap between COTS and military unique components will increase due to diverging interests in the commercial and military sectors.
Unfortunately, in today's environment, decreasing funding levels for science and technology have already slowed down the progress of many critical technologies such as ADCs. More leverage from the commercial sector (the dual-use paradox), is being encouraged under today's environment. But before we start leveraging from the commercial sector, we have to keep in mind that in many cases COTS wont do the job.
Continue investments in military unique technologies are needed in order to meet future system requirements. Finally, in order to reduce development time, it is recommended that research and development efforts continue focusing toward minimizing the effects of fundamental and physical limitations on high-performance analog-todigital converters.
